



US009455571B2

(12) **United States Patent**
Bouchez et al.

(10) **Patent No.:** **US 9,455,571 B2**
(45) **Date of Patent:** **Sep. 27, 2016**

(54) **POWER LIMITER**

(71) Applicant: **TriQuint Semiconductor, Inc.**, Hillsboro, OR (US)

(72) Inventors: **Joseph J. Bouchez**, McKinney, TX (US); **Tuong Nguyen**, Allen, TX (US)

(73) Assignee: **Qorvo US, Inc.**, Greensboro, NC (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **14/978,346**

(22) Filed: **Dec. 22, 2015**

(65) **Prior Publication Data**

US 2016/0111873 A1 Apr. 21, 2016

Related U.S. Application Data

(62) Division of application No. 13/801,929, filed on Mar. 13, 2013, now Pat. No. 9,270,246.

(51) **Int. Cl.**

H04B 1/06 (2006.01)
H02H 9/04 (2006.01)
H03G 11/02 (2006.01)

(52) **U.S. Cl.**

CPC **H02H 9/045** (2013.01); **H03G 11/02** (2013.01)

(58) **Field of Classification Search**

None
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,038,113 A 8/1991 Katz et al.
5,059,892 A 10/1991 Stoft

5,140,287 A	8/1992	Hawkes	
5,349,644 A	9/1994	Massey et al.	
5,414,313 A	5/1995	Crescenzi, Jr. et al.	
7,181,146 B1	2/2007	Yorks	
7,750,753 B1 *	7/2010	Cadotte, Jr.	H01L 31/162 333/17.2
8,000,668 B2	8/2011	Boguslavskij et al.	
8,149,742 B1	4/2012	Sorsby	
2002/0180552 A1 *	12/2002	Bennett	H03G 11/02 333/17.2
2004/0174226 A1 *	9/2004	Bennett	H03G 11/02 333/17.2
2007/0149147 A1	6/2007	Kishimoto et al.	
2009/0065696 A1	3/2009	Mann et al.	
2009/0322442 A1 *	12/2009	Maas	H03G 11/025 333/17.2
2012/0001305 A1	1/2012	Peroni et al.	
2012/0074367 A1	3/2012	Costa et al.	
2013/0278351 A1	10/2013	Bao et al.	

OTHER PUBLICATIONS

Cory, Rick, "PIN-limiter diodes effectively protect receivers," EDN, Dec. 17, 2004, pp. 59-66.
Santhakumar, Raj et al., "High Performance Ka-Band VPIN Limiters," Compound Semiconductor Integrated Circuit Symposium, Oct. 2012, 4 pages.
Non-Final Office Action for U.S. Appl. No. 13/801,929, mailed May 12, 2015, 8 pages.
Notice of Allowance for U.S. Appl. No. 13/801,929, mailed Oct. 14, 2015, 7 pages.

* cited by examiner

Primary Examiner — Lana N Le

(74) *Attorney, Agent, or Firm* — Withrow & Terranova, P.L.L.C.

(57) **ABSTRACT**

Embodiments provide a limiter circuit that includes a power splitter coupled with a plurality of antiparallel diode pairs. In some embodiments, the power splitter may be part of a first stage of the limiter circuit. Other embodiments may be described and claimed.

20 Claims, 7 Drawing Sheets

